


N-Channel Enhancement-Mode MOSFETs, Logic Level

Product Summary

$V_{(BR)DSS}$ (V)	$r_{DS(on)}$ (Ω)	I_D (A)
60	0.022 @ $V_{GS} = 10$ V	40
	0.025 @ $V_{GS} = 4.5$ V	40

175°C Rated
Maximum Junction Temperature
TrenchFET™
Power MOSFETs

TO-220AB




Top View

SUP40N06-25L


DRAIN connected to TAB

TO-263



Top View

SUB40N06-25L



N-Channel MOSFET

Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ($T_J = 175^\circ\text{C}$)	I_D	$T_C = 25^\circ\text{C}$	A
		$T_C = 100^\circ\text{C}$	
Pulsed Drain Current	I_{DM}	100	
Avalanche Current	I_{AR}	40	
Repetitive Avalanche Energy ^a	E_{AR}	$L = 0.1$ mH	mJ
Power Dissipation		$T_C = 25^\circ\text{C}$ (TO-220AB and TO-263)	
		$T_A = 25^\circ\text{C}$ (TO-263) ^c	3.7
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ\text{C}$

Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Junction-to-Ambient	R_{thJA}	PCB Mount (TO-263) ^c	$^\circ\text{C}/\text{W}$
		Free Air (TO-220AB)	
Junction-to-Case	R_{thJC}	1.6	

Notes:

- Duty cycle $\leq 1\%$.
- See SOA curve for voltage derating.
- Surface Mounted on FR4 Board, $t \leq 10$ sec.

This product is currently in development. Inquiries regarding the status of this product should be directed to Siliconix Marketing,







Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS} = 0\text{ V}, I_D = 250\ \mu\text{A}$	60			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{DS} = 250\ \mu\text{A}$	1.0	2.0	3.0	
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 60\text{ V}, V_{GS} = 0\text{ V}$			1	μA
		$V_{DS} = 60\text{ V}, V_{GS} = 0\text{ V}, T_J = 125^\circ\text{C}$			50	
		$V_{DS} = 60\text{ V}, V_{GS} = 0\text{ V}, T_J = 175^\circ\text{C}$			150	
On-State Drain Current ^b	$I_{D(on)}$	$V_{DS} = 5\text{ V}, V_{GS} = 10\text{ V}$	40			A
Drain-Source On-State Resistance ^b	$r_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 20\text{ A}$			0.022	Ω
		$V_{GS} = 10\text{ V}, I_D = 20\text{ A}, T_J = 125^\circ\text{C}$			0.043	
		$V_{GS} = 10\text{ V}, I_D = 20\text{ A}, T_J = 175^\circ\text{C}$			0.053	
		$V_{GS} = 4.5\text{ V}, I_D = 20\text{ A}$			0.025	
Forward Transconductance ^b	g_{fs}	$V_{DS} = 15\text{ V}, I_D = 20\text{ A}$				S
Dynamic^a						
Input Capacitance	C_{iss}	$V_{GS} = 0\text{ V}, V_{DS} = 25\text{ V}, f = 1\text{ MHz}$		1800		pF
Output Capacitance	C_{oss}			350		
Reverse Transfer Capacitance	C_{rss}			100		
Total Gate Charge ^c	Q_g	$V_{DS} = 30\text{ V}, V_{GS} = 10\text{ V}, I_D = 40\text{ A}$		40	60	nC
Gate-Source Charge ^c	Q_{gs}			9		
Gate-Drain Charge ^c	Q_{gd}			10		
Turn-On Delay Time ^c	$t_{d(on)}$	$V_{DD} = 30\text{ V}, R_L = 0.8\ \Omega$ $I_D = 40\text{ A}, V_{GEN} = 10\text{ V}, R_G = 2.5\ \Omega$		10	20	ns
Rise Time ^c	t_r			9	20	
Turn-Off Delay Time ^c	$t_{d(off)}$			28	50	
Fall Time ^c	t_f			7	15	
Source-Drain Diode Ratings and Characteristics ($T_C = 25^\circ\text{C}$)^a						
Continuous Current	I_s				40	A
Pulsed Current	I_{SM}				100	
Forward Voltage ^b	V_{SD}	$I_F = 40\text{ A}, V_{GS} = 0\text{ V}$		1.0	1.5	V
Reverse Recovery Time	t_{rr}	$I_F = 40\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$		48	100	ns
Peak Reverse Recovery Current	$I_{RM(REC)}$			6		A
Reverse Recovery Charge	Q_{rr}			0.15		μC



Notes:

- Guaranteed by design, not subject to production testing.
- Pulse test; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.
- Independent of operating temperature.

Typical Characteristics (25°C Unless Otherwise Noted)



Typical Characteristics (25°C Unless Otherwise Noted)



Thermal Ratings

